RISC-V: custom instruction and its simulation

Implementing and simulating a new RISC-V instruction with GNU toolchain